MIPS (RISC) Design Principles



MIPS (originally an acronym for **Microprocessor without Interlocked Pipeline Stages**) is a reduced instruction set computer (RISC) instruction set architecture(ISA) developed by MIPS Computer Systems (now MIPS Technologies).

Simplicity favors regularity

- fixed size instructions
- small number of instruction formats
- opcode always the first 6 bits

Smaller is faster

- limited instruction set
- limited number of registers in register file
- limited number of addressing modes

Make the common case fast

- arithmetic operands from the register file (load-store machine)
- · allow instructions to contain immediate operands

Good design demands good compromises

three instruction formats

MIPS-32 ISA



Instruction Categories

- Computational
- Load/Store
- Jump and Branch
- Floating Point
 - coprocessor
- Memory Management
- Special

Registers

R0 - R31

PC

HI

LO

3 Instruction Formats: all 32 bits wide

ор	rs	rt	rd	sa	funct	R format
op	rs	rt	immed	I format		
ор		jump ta	arget			J format

Aside: MIPS Register Convention

Name	Register Number	Usage	Preserve on call?
\$zero	0	constant 0 (hardware)	n.a.
\$at	1	reserved for assembler	n.a.
\$v0 - \$v1	2-3	returned values	no
\$a0 - \$a3	4-7	arguments	yes
\$t0 - \$t7	8-15	temporaries	no
\$s0 - \$s7	16-23	saved values	yes
\$t8 - \$t9	24-25	temporaries	no
\$gp	28	global pointer	yes
\$sp	29	stack pointer yes	
\$fp	30	frame pointer yes	
\$ra	31	return addr (hardware)	yes

MIPS Arithmetic Instructions



MIPS assembly language arithmetic statement

- □ Each arithmetic instruction performs one operation
- □ Each specifies exactly three operands that are all contained in the datapath's register file (\$t0,\$s1,\$s2)

destination \leftarrow source 1 op source 2

□ Instruction Format (R format)

↓	✓	*	+		
0	17	18	8	0	0x22

MIPS Instruction Fields



MIPS fields are given names to make them easier to refer to

ор	rs	rt	rd	shamt	funct
•					

op	6-bits	opcode that specifies the operation
rs	5-bits	register file address of the first source operand
rt	5-bits	register file address of the second source operand
rd	5-bits	register file address of the result's destination
shamt	5-bits	shift amount (for shift instructions)
funct	6-bits	function code augmenting the opcode


MIPS Register File

Holds thirty-two 32-bit registers

- Two read ports and
- One write port

Registers are

- Faster than main memory
 - But register files with more locations are slower (e.g., a 64 word file could be as much as 50% slower than a 32 word file)
 - Read/write port increase impacts speed quadratically
- Easier for a compiler to use
 - e.g., (A*B) (C*D) (E*F) can do multiplies in any order vs. stack
- Can hold variables so that
 - code density improves (since register are named with fewer bits than a memory location)



MIPS Memory Access Instructions



MIPS has two basic data transfer instructions for accessing memory

```
lw $t0, 4($s3) #load word from memory
sw $t0, 8($s3) #store word to memory
```


The data is loaded into (lw) or stored from (sw) a register in the register file - a 5 bit address


- □ The memory address a 32 bit address is formed by adding the contents of the base address register to the offset value
 - A 16-bit field meaning access is limited to memory locations within a region of $\pm 2^{13}$ or 8,192 words ($\pm 2^{15}$ or 32,768 bytes) of the address in the base register


Machine Language - Load Instruction



Load/Store Instruction Format (I format):







MIPS Immediate Instructions

WAN DE LA CONTRACTION DE LA CO

- □ Small constants are used often in typical code
- □ Possible approaches?
 - put "typical constants" in memory and load them
 - create hard-wired registers (like \$zero) for constants like 1
 - have special instructions that contain constants!

```
addi $sp, $sp, 4  #$sp = $sp + 4
slti $t0, $s2, 15  #$t0 = 1 if $s2<15
```

Machine format (I format):

0x0A 18 8	0x0F
-----------	------

- □ The constant is kept inside the instruction itself!
 - Immediate format limits values to the range $+2^{15}$ –1 to -2^{15}

MIPS Shift Operations



Need operations to pack and unpack 8-bit characters into 32-bit words

Shifts move all the bits in a word left or right

Instruction Format (R format)

0	16	10	8	0x00
U	10	10		

- □ Such shifts are called logical because they fill with zeros
 - Notice that a 5-bit shamt field is enough to shift a 32-bit value $2^5 1$ or 31 bit positions

MIPS Logical Operations



There are a number of bit-wise logical operations in the MIPS ISA

Instruction Format (R format)

0		9	10	8		0		0x2	24	
andi	\$t0,	\$t1,	0xFF00		#\$t	0 =	\$t1	&	ff0)
ori	\$t0,	\$t1,	0xFF00		#\$t	0 =	\$t1	1	ff0	C

Instruction Format (I format)

0V 0 D			0 V Γ Γ 0 0
\	9	l K	UXEEUU

MIPS Control Flow Instructions



MIPS conditional branch instructions:

```
bne $s0, $s1, Lb1 #go to Lb1 if $s0≠$s1
beq $s0, $s1, Lb1 #go to Lb1 if $s0=$s1

• Ex:

    if (i==j) h = i + j;

    bne $s0, $s1, Lb11
    add $s3, $s0, $s1
Lb11:
...
```

■ Instruction Format (I format):

0x05	16	17	16 bit offset
UNUU	10	I /	

■ How is the branch destination address specified?


Specifying Branch Destinations



Use a register (like in lw and sw) added to the 16-bit offset

- which register? Instruction Address Register (the PC)
 - its use is automatically implied by instruction
 - PC gets updated (PC+4) during the fetch cycle so that it holds the address of the next instruction
- limits the branch distance to -2¹⁵ to +2¹⁵-1 (word) instructions from the (instruction after the) branch instruction, but most branches are local anyway

from the low order 16 bits of the branch instruction



In Support of Branch Instructions

We have beq, bne, but what about other kinds of branches (e.g., branch-if-less-than)? For this, we need yet another instruction, slt

Set on less than instruction:

Instruction format (R format):

0 16	17	8		0x24
------	----	---	--	------

Alternate versions of slt

```
slti $t0, $s0, 25  # if $s0 < 25 then $t0=1 ... sltu $t0, $s0, $s1  # if $s0 < $s1 then $t0=1 ... sltiu $t0, $s0, 25  # if $s0 < 25 then $t0=1 ...
```

More Branch Instructions

Can use slt, beg, bne, and the fixed value of 0 in register \$zero to create other conditions

```
slt $at, $s1, $s2 #$at set to 1 if $s1 < $s2
bne $at, $zero, Label
```

- less than or equal to
- ble \$s1, \$s2, Label

greater than

bgt \$s1, \$s2, Label

- great than or equal to bge \$s1, \$s2, Label

Other Control Flow Instructions




MIPS also has an unconditional branch instruction or jump instruction:

■ Instruction Format (J Format):

0x02 26-bit address

from the low order 26 bits of the jump instruction



Instructions for Accessing Procedures



MIPS procedure call instruction:

jal ProcedureAddress #jump and link

Saves PC+4 in register \$ra to have a link to the next instruction for the procedure return

Machine format (J format):

0x03	26 bit address
	20 011 8441633

Then can do procedure return with a

jr \$ra #return

Instruction format (R format):

_			0.00
	31		0x08

MIPS Instruction Classes Distribution




Frequency of MIPS instruction classes for SPEC 2006

(Standard Performance Evaluation Corporation)

Instruction Class	Frequency		
	Integer	Ft. Pt.	
Arithmetic	16%	48%	
Data transfer	35%	36%	
Logical	12%	4%	
Cond. Branch	34%	8%	
Jump	2%	0%	


Addressing Modes Illustrated





MIPS Organization So Far





Six Steps in Execution of a Procedure

- Main routine (caller) places parameters in a place where the procedure (callee) can access them
 - \$a0 \$a3: four argument registers
- 2. Caller transfers control to the callee
- 3. Callee acquires the storage resources needed
- 4. Callee performs the desired task
- 5. Callee places the result value in a place where the caller can access it
 - \$v0 \$v1: two value registers for result values
- 6. Callee returns control to the caller
 - \$ra: one return address register to return to the point of origin

Determinates of CPU Performance



CPU time = Instruction_count x CPI x clock_cycle

	Instruction_ count	CPI	clock_cycle
Algorithm	X	X	
Programming language	X	X	
Compiler	X	X	
ISA	X	X	X
Core organization		X	X
Technology			X

Number Representations



32-bit signed numbers (2's complement):


- □ Converting <32-bit values into 32-bit values
 - copy the most significant bit (the sign bit) into the "empty" bits

• sign extend versus zero extend (lb vs. lbu)

MIPS Arithmetic Logic Unit (ALU)

Must support the Arithmetic/Logic

```
add, addi, addiu, addu
sub, subu
mult, multu, div, divu
sqrt
and, andi, nor, or, ori, xor, xori
beq, bne, slt, sltiu, sltiu
```



□ With special handling for

- sign extend addi, addiu, slti, sltiu
- zero extend andi, ori, xori
- overflow detection add, addi, sub