

# MIPS (RISC) Design Principles



**MIPS** (originally an acronym for **Microprocessor without Interlocked Pipeline Stages**) is a reduced instruction set computer (RISC) instruction set architecture (ISA) developed by MIPS Computer Systems (now MIPS Technologies).

## **Simplicity favors regularity**

- fixed size instructions
- small number of instruction formats
- opcode always the first 6 bits

## **Smaller is faster**

- limited instruction set
- limited number of registers in register file
- limited number of addressing modes

## **Make the common case fast**

- arithmetic operands from the register file (load-store machine)
- allow instructions to contain immediate operands

## **Good design demands good compromises**

- three instruction formats


# MIPS-32 ISA



## Instruction Categories

- Computational
- Load/Store
- Jump and Branch
- Floating Point
  - coprocessor
- Memory Management
- Special

## Registers



## 3 Instruction Formats: all 32 bits wide

<b>op</b>	<b>rs</b>	<b>rt</b>	<b>rd</b>	<b>sa</b>	<b>funct</b>	R format
<b>op</b>	<b>rs</b>	<b>rt</b>	<b>immediate</b>			I format
<b>op</b>	<b>jump target</b>					J format




## Aside: MIPS Register Convention

Name	Register Number	Usage	Preserve on call?
\$zero	0	constant 0 ( <b>hardware</b> )	n.a.
\$at	1	<b>reserved</b> for assembler	n.a.
\$v0 - \$v1	2-3	returned values	no
\$a0 - \$a3	4-7	arguments	<b>yes</b>
\$t0 - \$t7	8-15	temporaries	no
\$s0 - \$s7	16-23	saved values	<b>yes</b>
\$t8 - \$t9	24-25	temporaries	no
\$gp	28	global pointer	<b>yes</b>
\$sp	29	stack pointer	<b>yes</b>
\$fp	30	frame pointer	<b>yes</b>
\$ra	31	return addr ( <b>hardware</b> )	<b>yes</b>

# MIPS Arithmetic Instructions

## MIPS assembly language arithmetic statement

add \$t0, \$s1, \$s2



- ❑ Each arithmetic instruction performs one operation
- ❑ Each specifies exactly three operands that are all contained in the datapath's register file (\$t0, \$s1, \$s2)

destination ← source1 op source2

- ❑ Instruction Format (R format)



# MIPS Instruction Fields

MIPS fields are given names to make them easier to refer to

op	rs	rt	rd	shamt	funct
----	----	----	----	-------	-------

op	6-bits	opcode that specifies the operation
rs	5-bits	register file address of the first source operand
rt	5-bits	register file address of the second source operand
rd	5-bits	register file address of the result's destination
shamt	5-bits	shift amount (for shift instructions)
funct	6-bits	function code augmenting the opcode


# MIPS Register File

Holds thirty-two 32-bit registers

- Two read ports and
- One write port

## ❑ Registers are

- Faster than main memory
  - But register files with more locations are slower  
(e.g., a 64 word file could be as much as 50% slower than a 32 word file)
  - Read/write port increase impacts speed quadratically
- Easier for a compiler to use
  - e.g.,  $(A*B) - (C*D) - (E*F)$  can do multiplies in any order vs. stack
- Can hold variables so that
  - code density improves (since register are named with fewer bits than a memory location)





# MIPS Memory Access Instructions

MIPS has two basic **data transfer** instructions for accessing memory

```
lw      $t0, 4($s3)    #load word from memory
```

```
sw      $t0, 8($s3)    #store word to memory
```

The data is loaded into (lw) or stored from (sw) a register in the register file - a 5 bit address

- ❑ The memory address - a 32 bit address - is formed by adding the contents of the **base address register** to the **offset** value
  - A 16-bit field meaning access is limited to memory locations within a region of  $\pm 2^{13}$  or 8,192 words ( $\pm 2^{15}$  or 32,768 bytes) of the address in the base register

Diagram illustrating the instruction format (lw \$t0, 24(\$s3)) mapped to a 32-bit instruction structure:

- Instruction fields (32 bits total):
  - Field 1 (8 bits): 35
  - Field 2 (8 bits): (empty)
  - Field 3 (8 bits): 24
  - Field 4 (8 bits): 24<sub>10</sub>
- Annotations above the instruction:
  - lw (Operation code) points to Field 1.
  - \$t0, (Register and comma) points to Field 2.
  - 24 (Immediate value) points to Field 3.
  - (\$s3) (Base register) points to Field 4.

8



# MIPS Immediate Instructions

❑ Small constants are used often in typical code

❑ Possible approaches?

- put “typical constants” in memory and load them
- create hard-wired registers (like \$zero) for constants like 1
- have special instructions that contain constants !

```
addi $sp, $sp, 4      # $sp = $sp + 4
```

```
slti $t0, $s2, 15     # $t0 = 1 if $s2 < 15
```

Machine format (I format):

0x0A	18	8	0x0F
------	----	---	------

❑ The constant is kept inside the instruction itself!

- Immediate format limits values to the range  $+2^{15}-1$  to  $-2^{15}$



# MIPS Shift Operations

Need operations to **pack** and **unpack** 8-bit characters into 32-bit words

Shifts move all the bits in a word left or right

```
sll $t2, $s0, 8    # $t2 = $s0 << 8 bits
```

```
srl $t2, $s0, 8    # $t2 = $s0 >> 8 bits
```

Instruction Format (**R** format)

0		16	10	8	0x00
---	--	----	----	---	------

❑ Such shifts are called logical because they fill with zeros

- Notice that a 5-bit shamt field is enough to shift a 32-bit value  $2^5 - 1$  or 31 bit positions

# MIPS Logical Operations

There are a number of **bit-wise** logical operations in the MIPS ISA

`and $t0, $t1, $t2`      `#$t0 = $t1 & $t2`

`or $t0, $t1, $t2`      `#$t0 = $t1 | $t2`

`nor $t0, $t1, $t2`      `#$t0 = not($t1 | $t2)`

Instruction Format (**R** format)

0	9	10	8	0	0x24
---	---	----	---	---	------

`andi $t0, $t1, 0xFF00`      `#$t0 = $t1 & ff00`

`ori $t0, $t1, 0xFF00`      `#$t0 = $t1 | ff00`

Instruction Format (**I** format)

0x0D	9	8	0xFF00
------	---	---	--------

# MIPS Control Flow Instructions

MIPS **conditional branch** instructions:

```
bne $s0, $s1, Lbl #go to Lbl if $s0≠$s1  
beq $s0, $s1, Lbl #go to Lbl if $s0=$s1
```

- **Ex:**           if (i==j) h = i + j;

```
                  bne $s0, $s1, Lbl1  
                  add $s3, $s0, $s1  
Lbl1:           ...
```

❑ Instruction Format (I format):

0x05	16	17	16 bit offset
------	----	----	---------------


❑ How is the branch destination address specified?

# Specifying Branch Destinations

Use a register (like in lw and sw) added to the 16-bit offset

- which register? Instruction Address Register (the **PC**)
  - its use is automatically **implied** by instruction
  - PC gets updated ( $PC+4$ ) during the **fetch** cycle so that it holds the address of the next instruction
- limits the branch distance to  $-2^{15}$  to  $+2^{15}-1$  (word) instructions from the (instruction after the) branch instruction, but most branches are local anyway

from the low order 16 bits of the branch instruction





## In Support of Branch Instructions

We have `beq`, `bne`, but what about other kinds of branches (e.g., branch-if-less-than)? For this, we need yet another instruction, `slt`

Set on less than instruction:

```
slt $t0, $s0, $s1      # if $s0 < $s1      then
                        # $t0 = 1           else
                        # $t0 = 0
```

Instruction format (**R** format):

0	16	17	8		0x24
---	----	----	---	--	------

Alternate versions of `slt`

```
slti $t0, $s0, 25      # if $s0 < 25 then $t0=1 ...
sltu $t0, $s0, $s1      # if $s0 < $s1 then $t0=1 ...
sltiu $t0, $s0, 25      # if $s0 < 25 then $t0=1 ...
```



## More Branch Instructions

Can use `slt`, `beq`, `bne`, and the fixed value of 0 in register `$zero` to **create** other conditions

- less than `blt $s1, $s2, Label`

```
slt  $at, $s1, $s2  #$at set to 1 if $s1 < $s2  
bne  $at, $zero, Label
```


- less than or equal to `ble $s1, $s2, Label`
- greater than `bgt $s1, $s2, Label`
- great than or equal to `bge $s1, $s2, Label`

## Other Control Flow Instructions


MIPS also has an unconditional branch instruction or **jump** instruction:

```
j    label           #go to label
```

### ❑ Instruction Format (J Format):



from the low order 26 bits of the jump instruction







# Instructions for Accessing Procedures

MIPS **procedure call** instruction:

`jal      ProcedureAddress      #jump and link`

Saves PC+4 in register \$ra to have a link to the next instruction for the procedure return

Machine format (**J** format):

0x03	26 bit address
------	----------------

Then can do procedure **return** with a

`jr      $ra      #return`

Instruction format (**R** format):

0	31				0x08
---	----	--	--	--	------



# MIPS Instruction Classes Distribution


Frequency of MIPS instruction classes for SPEC 2006

(Standard Performance Evaluation Corporation)


Instruction Class	Frequency	
	Integer	Ft. Pt.
Arithmetic	16%	48%
Data transfer	35%	36%
Logical	12%	4%
Cond. Branch	34%	8%
Jump	2%	0%

# Addressing Modes Illustrated


## 1. Register addressing




## 2. Base (displacement) addressing




## 3. Immediate addressing



## 4. PC-relative addressing




## 5. Pseudo-direct addressing




# MIPS Organization So Far



## Processor



## Memory





# Six Steps in Execution of a Procedure

1. Main routine (**caller**) places parameters in a place where the procedure (**callee**) can access them
  - `$a0 - $a3`: four **argument** registers
2. **Caller** transfers control to the **callee**
3. **Callee** acquires the storage resources needed
4. **Callee** performs the desired task
5. **Callee** places the result value in a place where the **caller** can access it
  - `$v0 - $v1`: two **value** registers for result values
6. **Callee** returns control to the **caller**
  - `$ra`: one **return address** register to return to the point of origin

## Determinates of CPU Performance

$$\text{CPU time} = \text{Instruction\_count} \times \text{CPI} \times \text{clock\_cycle}$$

	Instruction_ count	CPI	clock_cycle
Algorithm	<b>X</b>	<b>X</b>	
Programming language	<b>X</b>	<b>X</b>	
Compiler	<b>X</b>	<b>X</b>	
ISA	<b>X</b>	<b>X</b>	<b>X</b>
Core organization		<b>X</b>	<b>X</b>
Technology			<b>X</b>

# Number Representations

32-bit signed numbers (2's complement):

	0000	0000	0000	0000	0000	0000	0000	$0_{two} = 0_{ten}$
	0000	0000	0000	0000	0000	0000	0001	$1_{two} = +1_{ten}$
	...							
	0111	1111	1111	1111	1111	1111	1110	$= +2,147,483,646_{ten}$
	0111	1111	1111	1111	1111	1111	1111	$= +2,147,483,647_{ten}$
	1000	0000	0000	0000	0000	0000	0000	$= -2,147,483,648_{ten}$
	1000	0000	0000	0000	0000	0000	0001	$= -2,147,483,647_{ten}$
	...							
MSB	1111	1111	1111	1111	1111	1111	1110	$= -2_{ten}$
	1111	1111	1111	1111	1111	1111	1111	$= -1_{ten}$
								LSB

*maxint*

*minint*

## ❑ Converting <32-bit values into 32-bit values

- copy the most significant bit (the sign bit) into the “empty” bits

0010 → 0000 0010

1010 → 1111 1010

- sign extend versus zero extend (lb vs. lbu)

# MIPS Arithmetic Logic Unit (ALU)

Must support the Arithmetic/Logic

add, addi, addiu, addu


sub, subu

mult, multu, div, divu

sqr

and, andi, nor, or, ori, xor, xori

beq, bne, slt, slti, sltiu, sltu



❑ With special handling for

- sign extend – addi, addiu, slti, sltiu
- zero extend – andi, ori, xori
- overflow detection – add, addi, sub