


# MIPS (RISC) Design Principles

**MIPS** (originally an acronym for **Microprocessor without Interlocked Pipeline Stages**) is a reduced instruction set computer (RISC) instruction set architecture (ISA) developed by MIPS Computer Systems (now MIPS Technologies).


- ❑ **Simplicity favors regularity**
  - fixed size instructions
  - small number of instruction formats
  - opcode always the first 6 bits
- ❑ **Smaller is faster**
  - limited instruction set
  - limited number of registers in register file
  - limited number of addressing modes
- ❑ **Make the common case fast**
  - arithmetic operands from the register file (load-store machine)
  - allow instructions to contain immediate operands
- ❑ **Good design demands good compromises**
  - three instruction formats

# Addressing Modes Illustrated

## 1. Register addressing




## 2. Base (displacement) addressing




## 3. Immediate addressing




## 4. PC-relative addressing



## 5. Pseudo-direct addressing



# MIPS Organization So Far



# MIPS Arithmetic Logic Unit (ALU)

- Must support the Arithmetic/Logic operations of the ISA

add, addi, addiu, addu


sub, subu

mult, multu, div, divu

sqrt

and, andi, nor, or, ori, xor, xori

beq, bne, slt, slti, sltiu, sltu



- With special handling for

- sign extend – addi, addiu, slti, sltiu
- zero extend – andi, ori, xori
- overflow detection – add, addi, sub


# The Processor: Datapath & Control

## □ Our implementation of the MIPS is simplified

- memory-reference instructions: **lw, sw**
- arithmetic-logical instructions: **add, sub, and, or, slt**
- control flow instructions: **beq, j**

## □ Generic implementation

- use the program counter (PC) to supply the instruction address and **fetch** the instruction from memory (and update the PC)
- **decode** the instruction (and read registers)
- **execute** the instruction





## □ All instructions (except **j**) use the **ALU after reading** the registers

How? memory-reference? arithmetic? control flow?

# Fetching Instructions

❑ Fetching instructions involves


- reading the instruction from the Instruction Memory
- updating the PC value to be the address of the next (sequential) instruction



- PC is updated every clock cycle, so it does not need an explicit write control signal just a clock signal
- Reading from the Instruction Memory is a combinational activity, so it doesn't need an explicit read control signal

# Decoding Instructions


- ❑ Decoding instructions involves
  - sending the fetched instruction's opcode and function field bits to the control unit




- reading two values from the Register File
  - Register File addresses are contained in the instruction

# Executing R Format Operations

- R format operations (**add**, **sub**, **slt**, **and**, **or**)



- perform operation (**op** and **funct**) on values in **rs** and **rt**
- store the result back into the Register File (into location **rd**)




- Note that **Register File** is not written every cycle (e.g. **sw**), so we need an **explicit write control signal for the Register File**



# Executing Load and Store Operations


- ❑ Load and store operations involves
  - compute memory address by adding the base register (read from the Register File during decode) to the 16-bit signed-extended offset field in the instruction
  - store value (read from the Register File during decode) written to the Data Memory
  - load value, read from the Data Memory, written to the Register File



# Executing Branch Operations

## ❑ Branch operations involves


- compare the operands read from the Register File during decode for equality (**zero ALU output**)
- compute the branch target address by adding the updated PC to the **16-bit signed-extended offset** field in the instr



# Executing Jump Operations

□ Jump operation involves


- replace the lower 28 bits of the PC with the lower 26 bits of the fetched instruction shifted left by 2 bits



# Creating a Single Datapath from the Parts


- ❑ Assemble the datapath segments and add control lines and multiplexors as needed
- ❑ **Single cycle** design – fetch, decode and execute each instructions in **one** clock cycle
  - **no datapath resource can be used more than once per instruction**, so some must be duplicated (e.g., separate Instruction Memory and Data Memory, several adders)
  - **multiplexors** needed at the input of shared elements with control lines to do the selection
  - **write signals to control writing** to the Register File and Data Memory
- ❑ **Cycle time is determined by length of the longest path**

# Fetch, R, and Memory Access Portions




# Adding the Control

- ❑ **Selecting the operations** to perform (ALU, Register File and Memory read/write)
- ❑ Controlling the flow of data (**multiplexor** inputs)



- ❑ Observations

- **op field always** in bits 31-26



- addr of registers to be read are

**always** specified by the


**rs field** (bits 25-21) and **rt field** (bits 20-16); for **lw and sw** rs is the base register

- addr. of register to be **written** is in one of **two places** – in rt (bits 20-16) for **lw**; in rd (bits 15-11) for **R-type instructions**

- offset for **beq, lw, and sw** **always** in bits 15-0




# Single Cycle Datapath with Control Unit









# Load Word Instruction Data/Control Flow



# Branch Instruction Data/Control Flow



# Adding the Jump Operation



# Instruction Critical Paths


❑ What is the clock cycle time assuming negligible delays for muxes, control unit, sign extend, PC access, shift left 2, wires, setup and hold times except:

- Instruction and Data Memory (200 ps)
- ALU and adders (200 ps)
- Register File access (reads or writes) (100 ps)

Instr.	I Mem	Reg Rd	ALU Op	D Mem	Reg Wr	Total
R-type	200	100	200		100	600
load	200	100	200	200	100	800
store	200	100	200	200		700
beq	200	100	200			500
jump	200					200

# Single Cycle Disadvantages & Advantages

- ❑ Uses the **clock cycle inefficiently** – the clock cycle must be timed to accommodate the **slowest** instruction
  - especially problematic for more complex instructions like floating point multiply



- ❑ May be wasteful of area since some functional units (e.g., adders) must be duplicated since they can not be shared during a clock cycle

but

- ❑ Is **simple and easy to understand**


# How Can We Make It Faster?

---

- ❑ Start fetching and executing the next instruction before the current one has completed
  - **Pipelining** – (all?) modern processors are pipelined for performance
  - Remember *the* performance equation:  
$$\text{CPU time} = \text{CPI} * \text{CC} * \text{IC}$$
- ❑ Under *ideal* conditions and with a large number of instructions, the speedup from pipelining is approximately equal to the number of pipe stages
  - A five stage pipeline is nearly five times faster because the CC is nearly five times faster
- ❑ Fetch (and execute) more than one instruction at a time
  - **Superscalar processing**

# The Five Stages of Load Instruction

---



- ❑ **IFetch:** Instruction Fetch and Update PC
- ❑ **Dec:** Registers Fetch and Instruction Decode
- ❑ **Exec:** Execute R-type; calculate memory address
- ❑ **Mem:** Read/write the data from/to the Data Memory
- ❑ **WB:** Write the result data into the register file